projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
cf96f41
)
clock for ram trough gbuf
author
Miodrag Milanovic
<mmicko@gmail.com>
Sun, 4 Aug 2019 10:17:55 +0000
(12:17 +0200)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Sun, 4 Aug 2019 10:17:55 +0000
(12:17 +0200)
techlibs/efinix/efinix_gbuf.cc
patch
|
blob
|
history
diff --git
a/techlibs/efinix/efinix_gbuf.cc
b/techlibs/efinix/efinix_gbuf.cc
index 50f84c30c9925a4e2c202773d9c99490a2dff2f9..e75fb3f4d9ac4453110ec888a9f2ed78ccc17aac 100644
(file)
--- a/
techlibs/efinix/efinix_gbuf.cc
+++ b/
techlibs/efinix/efinix_gbuf.cc
@@
-38,6
+38,12
@@
static void handle_gbufs(Module *module)
for (auto bit : sigmap(cell->getPort("\\CLK")))
clk_bits.insert(bit);
}
+ if (cell->type == "\\EFX_RAM_5K") {
+ for (auto bit : sigmap(cell->getPort("\\RCLK")))
+ clk_bits.insert(bit);
+ for (auto bit : sigmap(cell->getPort("\\WCLK")))
+ clk_bits.insert(bit);
+ }
}
for (auto wire : vector<Wire*>(module->wires()))