projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
1b5ff92
)
error when no signal found
author
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 31 Jan 2022 16:41:50 +0000
(17:41 +0100)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 31 Jan 2022 16:41:50 +0000
(17:41 +0100)
passes/sat/sim.cc
patch
|
blob
|
history
diff --git
a/passes/sat/sim.cc
b/passes/sat/sim.cc
index 050fc8d5a483f6894a09d10b0f0f6030c27ad2d0..c6fc1518fc72c44b1216279c7e556881a21e4ed7 100644
(file)
--- a/
passes/sat/sim.cc
+++ b/
passes/sat/sim.cc
@@
-994,6
+994,8
@@
struct SimWorker : SimShared
for (auto wire : topmod->wires()) {
if (wire->port_input) {
fstHandle id = fst->getHandle(scope + "." + RTLIL::unescape_id(wire->name));
+ if (id==0)
+ log_error("Unable to find required '%s' signal in file\n",(scope + "." + RTLIL::unescape_id(wire->name)).c_str());
inputs[wire] = id;
}
}