projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 3387623)
change to use 3.3v on VERSA X3
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 4 Nov 2020 15:22:53 +0000 (15:22 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 4 Nov 2020 15:26:45 +0000 (15:26 +0000)
HDL_workflow/ECP5_FPGA.mdwn patch | blob | history

diff --git a/HDL_workflow/ECP5_FPGA.mdwn b/HDL_workflow/ECP5_FPGA.mdwn
index 203f81bc4612259ce3c1328f8c7449fe5dbfafac..733c56accca1d600052f6352c87293b907e59eda 100644 (file)
--- a/HDL_workflow/ECP5_FPGA.mdwn
+++ b/HDL_workflow/ECP5_FPGA.mdwn
@@ -187,7 +187,7 @@ Table of connections:
 |-------------|-------------|----------------|-----------|
 |1 GND        | GND         | 4 (GND)        |   Black   |
 |2 NC         | NC          |  NC            |    NC     |
-|3 +2V5       | 2.5V supply | 2 (MCU VDD)    |   Red     |
+|39 +3.3V     | 3.3V supply | 2 (MCU VDD)    |   Red     |
 |4 IO29       |  B19        |    5 (TDI)     |   Green   |
 |5 IO30       |  B12        |    7 (TMS)     |   Blue    |
 |6 IO31       |  B9         |    9 (TCK)     |   White   |
http://libre-riscv.org ikiwiki