projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5a607e9
)
add compressed-identifying patterns to id_regs.py
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 30 Sep 2018 04:12:49 +0000
(
05:12
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 30 Sep 2018 04:12:49 +0000
(
05:12
+0100)
also skip LUI (and C.LUI) as non-paralleliseable instructions
id_regs.py
patch
|
blob
|
history
diff --git
a/id_regs.py
b/id_regs.py
index 0a990043d926fc65a402a013c25faff743e47048..e897d63944df3d8eb7debc4daf06e2c2107674f8 100644
(file)
--- a/
id_regs.py
+++ b/
id_regs.py
@@
-56,7
+56,7
@@
skip = '#define USING_NOREGS\n' \
'#define REGS_PATTERN 0x0\n'
def find_registers(fname):
# HACK! macro-skipping csr* instructions too painful
- if 'csr' in fname:
+ if 'csr' in fname
or 'lui' in fname
:
return skip
res = []
isintfloat = 0x0 + floatmask << len(allints)