projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
18108e0
)
Revert "Add abc_box_id attribute to MUXF7/F8 cells"
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 16 Apr 2019 18:14:59 +0000
(11:14 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Tue, 16 Apr 2019 18:14:59 +0000
(11:14 -0700)
This reverts commit
8fbbd9b129697152c93c35831c1d50982702a3ec
.
techlibs/xilinx/cells_sim.v
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/cells_sim.v
b/techlibs/xilinx/cells_sim.v
index 05dd9229f5eaacd4486f86bbffa17e674879573f..0c8f282a4fd5a032142444801d801430514de42b 100644
(file)
--- a/
techlibs/xilinx/cells_sim.v
+++ b/
techlibs/xilinx/cells_sim.v
@@
-159,12
+159,10
@@
module MUXCY(output O, input CI, DI, S);
assign O = S ? CI : DI;
endmodule
-(* abc_box_id = 1 *)
module MUXF7(output O, input I0, I1, S);
assign O = S ? I1 : I0;
endmodule
-(* abc_box_id = 2 *)
module MUXF8(output O, input I0, I1, S);
assign O = S ? I1 : I0;
endmodule