projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
213a895
)
opt_expr: remove redundant
author
Eddie Hung
<eddie@fpgeh.com>
Thu, 19 Mar 2020 21:34:27 +0000
(14:34 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 19 Mar 2020 21:34:27 +0000
(14:34 -0700)
passes/opt/opt_expr.cc
patch
|
blob
|
history
diff --git
a/passes/opt/opt_expr.cc
b/passes/opt/opt_expr.cc
index c818fefc59c8c5612266e20205bce792359f35d7..723830aa075581ba049543e5e9c2b3a74bc1f6c9 100644
(file)
--- a/
passes/opt/opt_expr.cc
+++ b/
passes/opt/opt_expr.cc
@@
-682,9
+682,6
@@
void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
RTLIL::SigSpec sig_y = cell->getPort(ID::Y);
RTLIL::SigSpec sig_co = cell->getPort(ID(CO));
- if (sig_ci.wire || sig_bi.wire)
- goto next_cell;
-
bool sub = (sig_ci == State::S1 && sig_bi == State::S1);
// If not a subtraction, yet there is a carry or B is inverted