projects
/
gem5.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
ed8ed6e
)
ARM: Fix case where cond/uncond control is mis-specified
author
Nathanael Premillieu
<npremill@irisa.fr>
Wed, 21 Mar 2012 15:34:06 +0000
(10:34 -0500)
committer
Nathanael Premillieu
<npremill@irisa.fr>
Wed, 21 Mar 2012 15:34:06 +0000
(10:34 -0500)
src/arch/arm/isa/templates/pred.isa
patch
|
blob
|
history
diff --git
a/src/arch/arm/isa/templates/pred.isa
b/src/arch/arm/isa/templates/pred.isa
index 8d9d16492878b1f25fc150c61416abfa7ea864d7..efb8e470b5daca2ac56bc410c6d9e8b183703dd9 100644
(file)
--- a/
src/arch/arm/isa/templates/pred.isa
+++ b/
src/arch/arm/isa/templates/pred.isa
@@
-112,9
+112,9
@@
def template DataRegConstructor {{
flags[IsControl] = true;
flags[IsIndirectControl] = true;
if (condCode == COND_AL || condCode == COND_UC)
- flags[IsCondControl] = true;
- else
flags[IsUncondControl] = true;
+ else
+ flags[IsCondControl] = true;
}
if (%(is_ras_pop)s) {