projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
6b5e659
)
Missing close bracket
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 27 Aug 2019 04:02:52 +0000
(21:02 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Tue, 27 Aug 2019 04:02:52 +0000
(21:02 -0700)
passes/pmgen/xilinx_srl.cc
patch
|
blob
|
history
diff --git
a/passes/pmgen/xilinx_srl.cc
b/passes/pmgen/xilinx_srl.cc
index a8264cab2d5213ed8dc13168cd0548d64bb1a321..b9cdbfaa1ac75da566141478d204f375e95a56b2 100644
(file)
--- a/
passes/pmgen/xilinx_srl.cc
+++ b/
passes/pmgen/xilinx_srl.cc
@@
-213,7
+213,7
@@
struct XilinxSrlPass : public Pass {
log("\n");
log(" -variable\n");
log(" infer variable-length shift registers (i.e. fixed-length shifts where\n");
- log(" each element also fans-out to a $shiftx cell.\n");
+ log(" each element also fans-out to a $shiftx cell
)
.\n");
log("\n");
}