--- /dev/null
+ li t1, -1 # 0xfffffff...fff
+ VBLK.pred.t3 = {inv, t0}
+ VBLK.pred.t4 = {t0 }
+ VBLK.reg.a0 = {vec}
+ VBLK.reg.a1 = {vec}
+ VBLK.VL = 8
+ add t4, a0, a1
+ sub t3, x0, a1 # invert a1
+ BLT a0, t3, cont # stores tests in t0
+ ret
+
+ VBLK.pred.t1 = {inv, t0}
+ VBLK.pred.t4 = {t0 }
+ VBLK.reg.a0 = {vec}
+ VBLK.reg.a1 = {vec}
+ cont:
+ slli t0, 1 # shifts up carry by 1
+ addi t4, 1 # predicated on t0
+ BLT t4, t1, cont2 # tests into t0
+ ret
+ cont2:
+ j cont
+