projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: f85fce9)
add DRAM
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 26 Jun 2018 11:40:30 +0000 (12:40 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 26 Jun 2018 11:40:30 +0000 (12:40 +0100)
shakti/m_class/DRAM.mdwn [new file with mode: 0644] patch | blob

diff --git a/shakti/m_class/DRAM.mdwn b/shakti/m_class/DRAM.mdwn
new file mode 100644 (file)
index 0000000..9a49a37
--- /dev/null
+++ b/shakti/m_class/DRAM.mdwn
@@ -0,0 +1,2 @@
+https://github.com/VLSIDA/OpenRAM/blob/master/OpenRAM_ICCAD_2016_paper.pdf
+
http://libre-riscv.org ikiwiki