projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
314ff1e
)
Fix performance bug in RTLIL::SigSpec::operator==(), fixes #970
author
Clifford Wolf
<clifford@clifford.at>
Tue, 30 Apr 2019 13:19:04 +0000
(15:19 +0200)
committer
Clifford Wolf
<clifford@clifford.at>
Tue, 30 Apr 2019 13:19:10 +0000
(15:19 +0200)
Signed-off-by: Clifford Wolf <clifford@clifford.at>
kernel/rtlil.cc
patch
|
blob
|
history
diff --git
a/kernel/rtlil.cc
b/kernel/rtlil.cc
index 7e1159cacd7cab59caf26b706d61aaba1638c85c..dd6817873bdb124770dbc673d0c63bbb176543bf 100644
(file)
--- a/
kernel/rtlil.cc
+++ b/
kernel/rtlil.cc
@@
-3456,7
+3456,7
@@
bool RTLIL::SigSpec::operator ==(const RTLIL::SigSpec &other) const
pack();
other.pack();
- if (chunks_.size() != chunks_.size())
+ if (chunks_.size() !=
other.
chunks_.size())
return false;
updhash();