projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: c4a41c6)
test_pysvp64dis: test RC1/~RC1 in ff/pr
authorDmitry Selyutin <ghostmansd@gmail.com>
Sun, 18 Sep 2022 16:05:42 +0000 (19:05 +0300)
committerDmitry Selyutin <ghostmansd@gmail.com>
Sun, 18 Sep 2022 16:06:00 +0000 (19:06 +0300)
src/openpower/sv/trans/test_pysvp64dis.py patch | blob | history

diff --git a/src/openpower/sv/trans/test_pysvp64dis.py b/src/openpower/sv/trans/test_pysvp64dis.py
index 40ef39a522068a5f7ace818eccac82acb910c424..97df1c516af7bba8327814e472f123f1740bfe1c 100644 (file)
--- a/src/openpower/sv/trans/test_pysvp64dis.py
+++ b/src/openpower/sv/trans/test_pysvp64dis.py
@@ -213,6 +213,14 @@ class SVSTATETestCase(unittest.TestCase):
                         ]
         self._do_tst(expected)
 
+    def test_13_RC1(self):
+        expected = [
+                    "sv.add/ff=RC1 *3,*7,*11",
+                    "sv.add/pr=RC1 *3,*7,*11",
+                    "sv.add/ff=~RC1 *3,*7,*11",
+                    "sv.add/pr=~RC1 *3,*7,*11",
+                        ]
+
 if __name__ == "__main__":
     unittest.main()