projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 388e6d3)
corrections to HyperRAM wire colours
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 19 Mar 2022 00:21:58 +0000 (00:21 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 19 Mar 2022 00:22:04 +0000 (00:22 +0000)
HDL_workflow/HyperRAM.mdwn patch | blob | history

diff --git a/HDL_workflow/HyperRAM.mdwn b/HDL_workflow/HyperRAM.mdwn
index cef7956513b37cbe253b9a0d80cfc3aa2e86bb2b..7b1efd01e6260c42de31fe0ce83a7200ea0f8f32 100644 (file)
--- a/HDL_workflow/HyperRAM.mdwn
+++ b/HDL_workflow/HyperRAM.mdwn
@@ -59,14 +59,14 @@ Table of connections:
 |    8 IO5    |     E13     |    (RSTN) |   Grey     |
 |    9 IO6    |     A14     |    (CKN)  |   Brown    |
 |   10 IO7    |     C14     |    (RWDS) |   White    |
-|   11 IO8    |     D14     |    (DQ7)  |   Green    |
-|   12 IO9    |     E14     |    (DQ0)  |   Blue     |
-|   13 IO10   |     D11     |    (DQ6)  |   Green    |
-|   14 IO11   |     C11     |    (DQ1)  |   Purple   |
-|   15 IO12   |     A9      |    (DQ5)  |   Orange   |
-|   16 IO13   |     B10     |    (DQ2)  |   Grey     |
-|   17 IO14   |     D12     |    (DQ4)  |   Yellow   |
-|   18 IO15   |     E12     |    (DQ3)  |   White    |
+|   11 IO8    |     D14     |    (DQ7)  |   Blue     |
+|   12 IO9    |     E14     |    (DQ0)  |   Green    |
+|   13 IO10   |     D11     |    (DQ6)  |   Purple   |
+|   14 IO11   |     C11     |    (DQ1)  |   Orange   |
+|   15 IO12   |     A9      |    (DQ5)  |   Grey     |
+|   16 IO13   |     B10     |    (DQ2)  |   Yellow   |
+|   17 IO14   |     D12     |    (DQ4)  |   White    |
+|   18 IO15   |     E12     |    (DQ3)  |   Brown    |
 |   19 GND    |     GND     |    (GND)  |   Black    |
 |   20 +3.3V  | 3.3V supply |    (VCC)  |   Red      |
 
http://libre-riscv.org ikiwiki