projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0e8049d
)
skip parallelisation of complex LR/SC operations
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 1 Oct 2018 01:16:21 +0000
(
02:16
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Mon, 1 Oct 2018 01:16:21 +0000
(
02:16
+0100)
id_regs.py
patch
|
blob
|
history
diff --git
a/id_regs.py
b/id_regs.py
index 1812e4ac62cdaedf2dc6807ef7001d187f24fb24..435b871ef6c25401724d83154efbc0d1c3a1607c 100644
(file)
--- a/
id_regs.py
+++ b/
id_regs.py
@@
-57,7
+57,8
@@
skip = '#define USING_NOREGS\n' \
def find_registers(fname):
# HACK! macro-skipping of instructions too painful
for notparallel in ['csr', 'lui', 'c_j', 'wfi', 'auipc',
- 'dret', 'uret', 'mret', 'sret']:
+ 'dret', 'uret', 'mret', 'sret',
+ 'lr_d', 'lr_w', 'sc_d', 'sc_w']:
if notparallel in fname:
return skip
res = []