projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f8ca42b
)
[sim] change default hwvl
author
Yunsup Lee
<yunsup@cs.berkeley.edu>
Thu, 19 May 2011 18:45:23 +0000
(11:45 -0700)
committer
Yunsup Lee
<yunsup@cs.berkeley.edu>
Thu, 19 May 2011 18:45:23 +0000
(11:45 -0700)
riscv/processor.cc
patch
|
blob
|
history
diff --git
a/riscv/processor.cc
b/riscv/processor.cc
index 35488104783be5d664c1361b6c327f1359cb05b5..0bab83ac643dac0e635a5a86249bcc8ba5ab2da2 100644
(file)
--- a/
riscv/processor.cc
+++ b/
riscv/processor.cc
@@
-37,11
+37,11
@@
processor_t::processor_t(sim_t* _sim, char* _mem, size_t _memsz)
vecbanks = 0xff;
vecbanks_count = 8;
utidx = -1;
- vlmax =
8
;
+ vlmax =
32
;
vl = 0;
nxfpr_bank = 256;
- nxpr_use =
0
;
- nfpr_use =
0
;
+ nxpr_use =
32
;
+ nfpr_use =
32
;
for (int i=0; i<MAX_UTS; i++)
uts[i] = NULL;