projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
c1646a0
)
Fix reading aiw from other solvers
author
Miodrag Milanovic
<mmicko@gmail.com>
Fri, 15 Apr 2022 09:45:16 +0000
(11:45 +0200)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Fri, 15 Apr 2022 09:45:16 +0000
(11:45 +0200)
passes/sat/sim.cc
patch
|
blob
|
history
diff --git
a/passes/sat/sim.cc
b/passes/sat/sim.cc
index ca4aab5669b1082eea610255201e593fb5ed3120..9c431ab25692d03eab7e3d422f291b8f36dc948f 100644
(file)
--- a/
passes/sat/sim.cc
+++ b/
passes/sat/sim.cc
@@
-1231,13
+1231,13
@@
struct SimWorker : SimShared
{
std::string line;
std::getline(f, line);
- if (line.size()==0 || line[0]=='#') continue;
+ if (line.size()==0 || line[0]=='#'
|| line[0]=='c' || line[0]=='f' || line[0]=='u'
) continue;
if (line[0]=='.') break;
if (state==0 && line.size()!=1) {
// old format detected, latch data
state = 2;
}
- if (state==1 && line[0]!='b' && line[0]!='
c
') {
+ if (state==1 && line[0]!='b' && line[0]!='
j
') {
// was old format but with 1 bit latch
top->setState(latches, status);
state = 3;