projects
/
litex.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
03431ec
)
platforms/pipistrello: remove unconnected SDRAM pins
author
Sebastien Bourdeauducq
<sb@m-labs.hk>
Sat, 28 Feb 2015 23:20:44 +0000
(16:20 -0700)
committer
Sebastien Bourdeauducq
<sb@m-labs.hk>
Sat, 28 Feb 2015 23:20:44 +0000
(16:20 -0700)
mibuild/platforms/pipistrello.py
patch
|
blob
|
history
diff --git
a/mibuild/platforms/pipistrello.py
b/mibuild/platforms/pipistrello.py
index 6129f1249f5f5664f9e2e8d12f8ef98f9a56f1d3..84c4b87ceada1c318874e962749b8fb84f270e15 100644
(file)
--- a/
mibuild/platforms/pipistrello.py
+++ b/
mibuild/platforms/pipistrello.py
@@
-107,7
+107,6
@@
_io = [
("sdram", 0,
Subsignal("a", Pins("J7 J6 H5 L7 F3 H4 H3 H6 D2 D1 F4 D3 G6")),
Subsignal("ba", Pins("F2 F1")),
- # Subsignal("cs_n", Pins("K6")), # NC
Subsignal("cke", Pins("H7")),
Subsignal("ras_n", Pins("L5")),
Subsignal("cas_n", Pins("K5")),
@@
-115,7
+114,6
@@
_io = [
Subsignal("dq", Pins("L2 L1 K2 K1 H2 H1 J3 J1 M3 M1 N2 N1 T2 T1 U2 U1")),
Subsignal("dqs", Pins("L4 P2")),
Subsignal("dm", Pins("K3 K4")),
- # Subsignal("rzq", Pins("N4")), # NC
IOStandard("MOBILE_DDR")
)
]