projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
ee3e2ae
)
(no commit message)
author
lkcl
<lkcl@web>
Thu, 24 Dec 2020 06:31:28 +0000
(06:31 +0000)
committer
IkiWiki
<ikiwiki.info>
Thu, 24 Dec 2020 06:31:28 +0000
(06:31 +0000)
openpower/sv/overview.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/overview.mdwn
b/openpower/sv/overview.mdwn
index e3c818f6721c9a3b31f66f2bb5882ab03ed6dc79..b51923fa76e9e3e2b2f0b95f3010157503ad7899 100644
(file)
--- a/
openpower/sv/overview.mdwn
+++ b/
openpower/sv/overview.mdwn
@@
-19,6
+19,8
@@
The fundamentals are:
* Some registers may be "tagged" as Vectors
* During the loop, "Vector"-tagged register are incrememted by
one with each iteration.
+* Once the loop is completed *only then* is the Program Counter
+ allowed to move to the next instruction.
In OpenPOWER ISA v3.0B pseudo-code form, an ADD operation, assuming both source and destination have been "tagged" as Vectors, is simply: