projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: d38dcfd)
replace XOR with ^ operator
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 4 Apr 2020 19:44:45 +0000 (20:44 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 4 Apr 2020 19:44:45 +0000 (20:44 +0100)
openpower/isa/fixedlogical.mdwn patch | blob | history

diff --git a/openpower/isa/fixedlogical.mdwn b/openpower/isa/fixedlogical.mdwn
index 7cf78ef3b52ea105173f5a0bbd74d7d1772ce82e..199785caa72990faa7ad9dd09d11108a371fddf9 100644 (file)
--- a/openpower/isa/fixedlogical.mdwn
+++ b/openpower/isa/fixedlogical.mdwn
@@ -64,7 +64,7 @@ D-Form
 
 * xori RA,RS,UI
 
-    RA <- (RS) XOR ([0]*48 || UI)
+    RA <- (RS) ^ ([0]*48 || UI)
 
 Special Registers Altered:
 
http://libre-riscv.org ikiwiki