(no commit message)

diff --git a/openpower/sv/rfc/ls010.mdwn b/openpower/sv/rfc/ls010.mdwn
index 8363a14220d718798e16e8665a57e87c09a21fcb..5b6b403e91898a4c978cc5e4b963eb00f60ef79b 100644 (file)
--- a/openpower/sv/rfc/ls010.mdwn
+++ b/openpower/sv/rfc/ls010.mdwn
@@ -21,7 +21,7 @@ Links:
 # Introduction
 
 Simple-V is a type of Vectorisation best described as a "Prefix Loop
-Subsystem" similar to the Z80 `LDIR` instruction and to the x86 `REP`
+Subsystem" similar to the 5 decades-old Zilog Z80 `LDIR` instruction and to the 8086 `REP`
 Prefix instruction.  More advanced features are similar to the Z80
 `CPIR` instruction. If viewed as an actual Vector ISA it introduces
 over 1.5 million 64-bit Vector instructions.  SVP64, the instruction