projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (from parent 1: f9d8628)
update image location
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 17 Mar 2022 17:16:29 +0000 (17:16 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 17 Mar 2022 17:16:29 +0000 (17:16 +0000)
HDL_workflow/HyperRAM.mdwn patch | blob | history

diff --git a/HDL_workflow/HyperRAM.mdwn b/HDL_workflow/HyperRAM.mdwn
index 8fcd25499617f3392ba978a8e6f394a9e7092ccf..7f78f8c470861eb7a9bf914f495d27f1e5ab421f 100644 (file)
--- a/HDL_workflow/HyperRAM.mdwn
+++ b/HDL_workflow/HyperRAM.mdwn
@@ -69,7 +69,7 @@ Table of connections:
 |   19 GND    |     GND     |    (GND)  |   Black    |
 |   20 +3.3V  | 3.3V supply |    (VCC)  |   Red      |
 
-[[!img versa_ecp5_x3_hyperram.png size="900x" ]]
+[[!img HDL_workflow/versa_ecp5_x3_hyperram.png size="900x" ]]
 
 [[!img 2020-11-03_13-25.png size="900x" ]]
 
http://libre-riscv.org ikiwiki