(no commit message)

diff --git a/nlnet_2023_simplev_riscv.mdwn b/nlnet_2023_simplev_riscv.mdwn
index 1f18f25dda94797b775e604946f6382f9f5cc366..b7a8a6b82a659430028359e784d934f46f8460c3 100644 (file)
--- a/nlnet_2023_simplev_riscv.mdwn
+++ b/nlnet_2023_simplev_riscv.mdwn
@@ -28,7 +28,7 @@ if you need any HTML to make your point please include this as attachment.
 
 ## Abstract: Can you explain the whole project and its expected outcome(s).
 
-This project, a collaboration between RED Semiconductor and LibreSOC, will build on work already completed in bringing Simple-V  ISA-agnostic vectorised microprocessor architecture to the RISC-V community, creating an open-source ISA who's performance matches with high-end incumbents like ARM, Intel and IBM. Bringing open-source High Performance Computing to all developers, will fuel the next wave of innovation. The outcome of the project will be the validation of Simple-V architecture on RISC-V base architecture, demonstrated in a software simulator.
+This project, a collaboration between RED Semiconductor and LibreSOC, will build on work already completed in bringing Simple-V  ISA-agnostic vectorised microprocessor architecture to the RISC-V community, creating an open-source ISA whose performance matches with high-end incumbents like ARM, Intel and IBM. Bringing open-source High Performance Computing to all developers, will fuel the next wave of innovation. The outcome of the project will be the validation of Simple-V architecture on RISC-V base architecture, demonstrated in a software simulator.
 
 RISC-V is the largest open-source global community for microprocessor architecture enabling developers to create custom instructions to solve computational challenges, and develop their own SoC hardware implementations. Simple-V extensions will deliver accelerated  CPU performance for rapidly growing demands at the Edge for data processing, autonomy and cryptography, driven by global megatrends like AI, metaverse and social media, as well as social issues like healthcare and critical infrastructure. This project enables the developer community to access the benefits of Simple-V code efficiency on RISC-V.