projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
d09cb54
)
whoops load_uint64 with auto returned sv_reg_t not uint64_t
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 19 Oct 2018 23:37:59 +0000
(
00:37
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 19 Oct 2018 23:37:59 +0000
(
00:37
+0100)
riscv/sim.cc
patch
|
blob
|
history
diff --git
a/riscv/sim.cc
b/riscv/sim.cc
index de57edfdbc2150e68e04724a47ca1217a8847c0a..242c9ffdf133f8eed6a518d64fcb60f9f19e1cee 100644
(file)
--- a/
riscv/sim.cc
+++ b/
riscv/sim.cc
@@
-218,7
+218,7
@@
void sim_t::idle()
void sim_t::read_chunk(addr_t taddr, size_t len, void* dst)
{
assert(len == 8);
-
auto
data = debug_mmu->load_uint64(taddr);
+
uint64_t
data = debug_mmu->load_uint64(taddr);
memcpy(dst, &data, sizeof data);
}