projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
bcee87a
)
Use new port() overload once more
author
Eddie Hung
<eddie@fpgeh.com>
Mon, 23 Sep 2019 20:00:44 +0000
(13:00 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Mon, 23 Sep 2019 20:00:44 +0000
(13:00 -0700)
passes/pmgen/xilinx_dsp.pmg
patch
|
blob
|
history
diff --git
a/passes/pmgen/xilinx_dsp.pmg
b/passes/pmgen/xilinx_dsp.pmg
index bb29bdd997beb0f941ca53249daebad9dcb8a046..80bf775bc7d049571133a657dbceeac6fc95204e 100644
(file)
--- a/
passes/pmgen/xilinx_dsp.pmg
+++ b/
passes/pmgen/xilinx_dsp.pmg
@@
-38,8
+38,8
@@
code sigA sigB sigC sigD sigM
sigA = unextend(port(dsp, \A));
sigB = unextend(port(dsp, \B));
- sigC =
dsp->connections_.at(
\C, SigSpec());
- sigD =
dsp->connections_.at(
\D, SigSpec());
+ sigC =
port(dsp,
\C, SigSpec());
+ sigD =
port(dsp,
\D, SigSpec());
SigSpec P = port(dsp, \P);
if (param(dsp, \USE_MULT, Const("MULTIPLY")).decode_string() == "MULTIPLY") {