projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
fe0a276
)
power_insn: guess extra from reg instead of sel
author
Dmitry Selyutin
<ghostmansd@gmail.com>
Wed, 31 May 2023 19:41:27 +0000
(22:41 +0300)
committer
Dmitry Selyutin
<ghostmansd@gmail.com>
Thu, 1 Jun 2023 18:38:44 +0000
(21:38 +0300)
src/openpower/decoder/power_insn.py
patch
|
blob
|
history
diff --git
a/src/openpower/decoder/power_insn.py
b/src/openpower/decoder/power_insn.py
index 299c57a26a8d240c5f2883d77dc6c82fc6bb50dc..cf22226f60616aebf850935a955f9cfcf32cea48 100644
(file)
--- a/
src/openpower/decoder/power_insn.py
+++ b/
src/openpower/decoder/power_insn.py
@@
-405,11
+405,10
@@
class SVP64Record:
@cached_property
def extras(self):
- keys = {}
- for key in ("in1", "in2", "in3", "cr_in", "cr_in2"):
- keys[key] = _SelType.SRC
- for key in ("out", "out2", "cr_out"):
- keys[key] = _SelType.DST
+ keys = (
+ "in1", "in2", "in3", "cr_in", "cr_in2",
+ "out", "out2", "cr_out",
+ )
idxmap = (
_SVExtra.Idx0,