projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
309ae98
)
Added automatic conversion from RTLIL::SigSpec to std::vector<RTLIL::SigBit>
author
Clifford Wolf
<clifford@clifford.at>
Fri, 18 Jul 2014 09:36:34 +0000
(11:36 +0200)
committer
Clifford Wolf
<clifford@clifford.at>
Fri, 18 Jul 2014 09:36:34 +0000
(11:36 +0200)
kernel/rtlil.h
patch
|
blob
|
history
diff --git
a/kernel/rtlil.h
b/kernel/rtlil.h
index 17406d5d6c74f663bee8333970252d8d5bcdd2fa..3a22d1371e54dba38adfb1285995fe8cb49b877d 100644
(file)
--- a/
kernel/rtlil.h
+++ b/
kernel/rtlil.h
@@
-542,6
+542,7
@@
struct RTLIL::SigSpec {
static bool parse(RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str);
static bool parse_sel(RTLIL::SigSpec &sig, RTLIL::Design *design, RTLIL::Module *module, std::string str);
static bool parse_rhs(const RTLIL::SigSpec &lhs, RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str);
+ operator std::vector<RTLIL::SigBit>() const { return to_sigbit_vector(); }
};
inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {