projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
7bd329a
)
Run dffsr2dff in synth_xilinx
author
Clifford Wolf
<clifford@clifford.at>
Sat, 13 Feb 2016 07:20:19 +0000
(08:20 +0100)
committer
Clifford Wolf
<clifford@clifford.at>
Sat, 13 Feb 2016 07:20:19 +0000
(08:20 +0100)
techlibs/xilinx/synth_xilinx.cc
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/synth_xilinx.cc
b/techlibs/xilinx/synth_xilinx.cc
index 6358a266b9a4473422728e3fc265ec83f9ac4c86..21d1fb1ea68bd47392b611ad499430f2b3dc518d 100644
(file)
--- a/
techlibs/xilinx/synth_xilinx.cc
+++ b/
techlibs/xilinx/synth_xilinx.cc
@@
-91,6
+91,7
@@
struct SynthXilinxPass : public Pass {
log(" fine:\n");
log(" opt -fast -full\n");
log(" memory_map\n");
+ log(" dffsr2dff\n");
log(" dff2dffe\n");
log(" opt -full\n");
log(" techmap -map +/techmap.v -map +/xilinx/arith_map.v\n");
@@
-196,6
+197,7
@@
struct SynthXilinxPass : public Pass {
{
Pass::call(design, "opt -fast -full");
Pass::call(design, "memory_map");
+ Pass::call(design, "dffsr2dff");
Pass::call(design, "dff2dffe");
Pass::call(design, "opt -full");
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v");