projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
9c955c4
)
Copy attributes from state signal to fsm cell
author
Clifford Wolf
<clifford@clifford.at>
Sat, 5 Jan 2013 10:44:47 +0000
(11:44 +0100)
committer
Clifford Wolf
<clifford@clifford.at>
Sat, 5 Jan 2013 10:44:47 +0000
(11:44 +0100)
passes/fsm/fsm_extract.cc
patch
|
blob
|
history
diff --git
a/passes/fsm/fsm_extract.cc
b/passes/fsm/fsm_extract.cc
index bdcb1d45a4a257adf5400afb3518a7242218f72f..c89078cd3cad7250e89230b6cf3245cf49f5d9c2 100644
(file)
--- a/
passes/fsm/fsm_extract.cc
+++ b/
passes/fsm/fsm_extract.cc
@@
-283,6
+283,7
@@
static void extract_fsm(RTLIL::Wire *wire)
fsm_cell->connections["\\CTRL_IN"] = ctrl_in;
fsm_cell->connections["\\CTRL_OUT"] = ctrl_out;
fsm_cell->parameters["\\NAME"] = RTLIL::Const(wire->name);
+ fsm_cell->attributes = wire->attributes;
fsm_data.copy_to_cell(fsm_cell);
module->cells[fsm_cell->name] = fsm_cell;