projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
58e8901
)
Fix duplicated parameter name typo
author
Miodrag Milanovic
<mmicko@gmail.com>
Wed, 18 Nov 2020 09:03:57 +0000
(10:03 +0100)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Wed, 18 Nov 2020 09:03:57 +0000
(10:03 +0100)
techlibs/intel/common/m9k_bb.v
patch
|
blob
|
history
diff --git
a/techlibs/intel/common/m9k_bb.v
b/techlibs/intel/common/m9k_bb.v
index b18a752f524a5bb0575c50a1e0cc3a7a08ce457f..4bb230642f62b9c3b085db9fb38c1f74023bd150 100644
(file)
--- a/
techlibs/intel/common/m9k_bb.v
+++ b/
techlibs/intel/common/m9k_bb.v
@@
-32,7
+32,7
@@
module altsyncram(data_a, address_a, wren_a, rden_a, q_a, data_b, address_b, wr
parameter outdata_reg_a = "UNREGISTERED";
parameter operation_mode = "SINGLE_PORT";
parameter intended_device_family = "MAX 10 FPGA";
- parameter outdata_reg_
a
= "UNREGISTERED";
+ parameter outdata_reg_
b
= "UNREGISTERED";
parameter lpm_type = "altsyncram";
parameter init_type = "unused";
parameter ram_block_type = "AUTO";