projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
915e7dd
)
write_xaiger: skip if no arrival times
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 14 Jan 2020 21:05:39 +0000
(13:05 -0800)
committer
Eddie Hung
<eddie@fpgeh.com>
Tue, 14 Jan 2020 21:05:39 +0000
(13:05 -0800)
backends/aiger/xaiger.cc
patch
|
blob
|
history
diff --git
a/backends/aiger/xaiger.cc
b/backends/aiger/xaiger.cc
index d3415e45d1d454dddf9476cc7b8988a2faaa00a0..b424eca2c852e52c53e101ee46aecf41b29e2b2c 100644
(file)
--- a/
backends/aiger/xaiger.cc
+++ b/
backends/aiger/xaiger.cc
@@
-257,6
+257,9
@@
struct XAigerWriter
arrivals.push_back(atoi(tok.c_str()));
}
+ if (arrivals.empty())
+ continue;
+
if (GetSize(arrivals) > 1 && GetSize(arrivals) != GetSize(port_wire))
log_error("%s.%s is %d bits wide but abc9_arrival = %s has %d value(s)!\n", log_id(cell->type), log_id(conn.first),
GetSize(port_wire), log_signal(it->second), GetSize(arrivals));