projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 132e8ae)
(no commit message)
authorlkcl <lkcl@web>
Sun, 20 Dec 2020 16:51:58 +0000 (16:51 +0000)
committerIkiWiki <ikiwiki.info>
Sun, 20 Dec 2020 16:51:58 +0000 (16:51 +0000)
openpower/sv/svp_rewrite/svp64.mdwn patch | blob | history

diff --git a/openpower/sv/svp_rewrite/svp64.mdwn b/openpower/sv/svp_rewrite/svp64.mdwn
index 87be35365173bca231d7ea157441f55ef5bb0949..fa64a93ac5f57d2f0900e3424ef4f475a3d37592 100644 (file)
--- a/openpower/sv/svp_rewrite/svp64.mdwn
+++ b/openpower/sv/svp_rewrite/svp64.mdwn
@@ -297,7 +297,7 @@ registers have access to the same 32 registers.
 | 110       | Vector | `r2-r126` | `RA 0b10`      |
 | 111       | Vector | `r3-r127` | `RA 0b11`      |
 
-# EXTRA2
+## EXTRA2
 
 alternative which is understandable and, if EXTRA2 is zero will map to
 "no effect" i.e Scalar OpenPOWER register naming:
http://libre-riscv.org ikiwiki