Fix test for StoreDouble Instruction.

diff --git a/sim/arm/ChangeLog b/sim/arm/ChangeLog
index 31c583d54fcc93a90d503522b7c7de9d0cc8cea4..9180bd5672c891f1e97f660c1835a34e83f5bd28 100644 (file)
--- a/sim/arm/ChangeLog
+++ b/sim/arm/ChangeLog
@@ -1,3 +1,8 @@
+2000-12-18  Nick Clifton  <nickc@redhat.com>
+
+       * armemu.c (ARMul_Emulate26): Fix test for StoreDouble
+       instruction.
+
 2000-12-10  Nick Clifton  <nickc@redhat.com>
 
        * armos.c (ARMul_OSHandleSWI): Add 0x91 as an FPE SWI.

diff --git a/sim/arm/armemu.c b/sim/arm/armemu.c
index 6486f0b7ea0042d4c23cb291504ca1197ccaec97..47dc1b8b024e77cc2f426d9f395bdfae97bc22d6 100644 (file)
--- a/sim/arm/armemu.c
+++ b/sim/arm/armemu.c
@@ -617,7 +617,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -785,7 +785,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -873,7 +873,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1007,7 +1007,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1176,7 +1176,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1330,7 +1330,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1494,7 +1494,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1649,7 +1649,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1721,7 +1721,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1759,7 +1759,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1795,7 +1795,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             else if (BITS (4, 7) == 0xE)
+             else if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;
@@ -1833,7 +1833,7 @@ ARMul_Emulate26 (register ARMul_State * state)
                  Handle_Load_Double (state, instr);
                  break;
                }
-             if (BITS (4, 7) == 0xE)
+             if (BITS (4, 7) == 0xF)
                {
                  Handle_Store_Double (state, instr);
                  break;