[libre-riscv-dev] [Bug 372] New: create cycle-accurate JIT-compiler-based processor...
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Tue, 9 Jun 2020 22:43:36 +0000 (22:43 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Tue, 9 Jun 2020 22:43:38 +0000 (23:43 +0100)
69/0ee9a0749545e29e8d3bbdb375706fecba91b6 [new file with mode: 0644]

diff --git a/69/0ee9a0749545e29e8d3bbdb375706fecba91b6 b/69/0ee9a0749545e29e8d3bbdb375706fecba91b6
new file mode 100644 (file)
index 0000000..72273f8
--- /dev/null
@@ -0,0 +1,74 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Tue, 09 Jun 2020 23:43:39 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+       by libre-soc.org with esmtp (Exim 4.89)
+       (envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+       id 1jimy2-0006cY-NA; Tue, 09 Jun 2020 23:43:38 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1jimy0-0006cR-R3
+ for libre-riscv-dev@lists.libre-riscv.org; Tue, 09 Jun 2020 23:43:36 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Tue, 09 Jun 2020 22:43:36 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: new
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: programmerjake@gmail.com
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: bug_id short_desc product version rep_platform
+ op_sys bug_status bug_severity priority component assigned_to reporter cc
+ cf_nlnet_milestone
+Message-ID: <bug-372-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 372] New: create cycle-accurate
+ JIT-compiler-based processor simulator
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTM3MgoKICAgICAgICAg
+ICAgQnVnIElEOiAzNzIKICAgICAgICAgICBTdW1tYXJ5OiBjcmVhdGUgY3ljbGUtYWNjdXJhdGUg
+SklULWNvbXBpbGVyLWJhc2VkIHByb2Nlc3NvcgogICAgICAgICAgICAgICAgICAgIHNpbXVsYXRv
+cgogICAgICAgICAgIFByb2R1Y3Q6IExpYnJlLVNPQydzIGZpcnN0IFNvQwogICAgICAgICAgIFZl
+cnNpb246IHVuc3BlY2lmaWVkCiAgICAgICAgICBIYXJkd2FyZTogQWxsCiAgICAgICAgICAgICAg
+ICBPUzogQWxsCiAgICAgICAgICAgIFN0YXR1czogQ09ORklSTUVECiAgICAgICAgICBTZXZlcml0
+eTogZW5oYW5jZW1lbnQKICAgICAgICAgIFByaW9yaXR5OiAtLS0KICAgICAgICAgQ29tcG9uZW50
+OiBTb3VyY2UgQ29kZQogICAgICAgICAgQXNzaWduZWU6IGxrY2xAbGtjbC5uZXQKICAgICAgICAg
+IFJlcG9ydGVyOiBwcm9ncmFtbWVyamFrZUBnbWFpbC5jb20KICAgICAgICAgICAgICAgIENDOiBs
+aWJyZS1yaXNjdi1kZXZAbGlzdHMubGlicmUtcmlzY3Yub3JnCiAgIE5MbmV0IG1pbGVzdG9uZTog
+LS0tCgpUaGlzIGNvdWxkIGFsbG93IHNpbXVsYXRpbmcgb3VyIHByb2Nlc3NvciBtb2RlbCBtdWNo
+IGZhc3RlciB0aGFuIG1vc3Qgb3RoZXIKbWV0aG9kcy4KCi0tIApZb3UgYXJlIHJlY2VpdmluZyB0
+aGlzIG1haWwgYmVjYXVzZToKWW91IGFyZSBvbiB0aGUgQ0MgbGlzdCBmb3IgdGhlIGJ1Zy4KX19f
+X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGlicmUtcmlzY3Yt
+ZGV2IG1haWxpbmcgbGlzdApsaWJyZS1yaXNjdi1kZXZAbGlzdHMubGlicmUtcmlzY3Yub3JnCmh0
+dHA6Ly9saXN0cy5saWJyZS1yaXNjdi5vcmcvbWFpbG1hbi9saXN0aW5mby9saWJyZS1yaXNjdi1k
+ZXYK
+