r600g: evergreen CBs are more sane to support with a single state

diff --git a/src/gallium/drivers/r600/eg_hw_states.c b/src/gallium/drivers/r600/eg_hw_states.c
index 9e704f0de6f190e76e8cc6ad11aa50a05407277d..97b99974225dead2619cef21af59233dc92b2bd1 100644 (file)
--- a/src/gallium/drivers/r600/eg_hw_states.c
+++ b/src/gallium/drivers/r600/eg_hw_states.c
@@ -117,7 +117,7 @@ static void eg_cb(struct r600_context *rctx, struct radeon_state *rstate,
        unsigned format, swap, ntype;
        const struct util_format_description *desc;
 
-       radeon_state_init(rstate, rscreen->rw, R600_STATE_CB0 + cb, 0, 0);
+       radeon_state_init(rstate, rscreen->rw, R600_STATE_CB0, cb, 0);
        rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture;
        rbuffer = &rtex->resource;
        rstate->bo[0] = radeon_bo_incref(rscreen->rw, rbuffer->bo);

diff --git a/src/gallium/winsys/r600/drm/eg_states.h b/src/gallium/winsys/r600/drm/eg_states.h
index 0334e633a2bd13bf098bb10c1fc2b716c3860b67..c26ba6c6cd047e7c8cc40258c3bed5b584bc02a0 100644 (file)
--- a/src/gallium/winsys/r600/drm/eg_states.h
+++ b/src/gallium/winsys/r600/drm/eg_states.h
@@ -391,7 +391,7 @@ static const struct radeon_register EG_names_GS_SAMPLER_BORDER[] = {
        {0x0000A80C, 0, 0, "TD_GS_SAMPLER0_BORDER_ALPHA"},
 };
 
-static const struct radeon_register EG_names_CB0[] = {
+static const struct radeon_register EG_names_CB[] = {
        {0x00028C60, 1, 0, "CB_COLOR0_BASE"},
        {0x00028C64, 0, 0, "CB_COLOR0_PITCH"},
        {0x00028C68, 0, 0, "CB_COLOR0_SLICE"},
@@ -401,78 +401,6 @@ static const struct radeon_register EG_names_CB0[] = {
        {0x00028C78, 0, 0, "CB_COLOR0_DIM"},
 };
 
-/* TODO */
-static const struct radeon_register EG_names_CB1[] = {
-       {0x00028044, 1, 0, "CB_COLOR1_BASE"},
-       {0x000280A4, 0, 0, "CB_COLOR1_INFO"},
-       {0x00028064, 0, 0, "CB_COLOR1_SIZE"},
-       {0x00028084, 0, 0, "CB_COLOR1_VIEW"},
-       {0x000280E4, 1, 1, "CB_COLOR1_FRAG"},
-       {0x000280C4, 1, 2, "CB_COLOR1_TILE"},
-       {0x00028104, 0, 0, "CB_COLOR1_MASK"},
-};
-
-static const struct radeon_register EG_names_CB2[] = {
-       {0x00028048, 1, 0, "CB_COLOR2_BASE"},
-       {0x000280A8, 0, 0, "CB_COLOR2_INFO"},
-       {0x00028068, 0, 0, "CB_COLOR2_SIZE"},
-       {0x00028088, 0, 0, "CB_COLOR2_VIEW"},
-       {0x000280E8, 1, 1, "CB_COLOR2_FRAG"},
-       {0x000280C8, 1, 2, "CB_COLOR2_TILE"},
-       {0x00028108, 0, 0, "CB_COLOR2_MASK"},
-};
-
-static const struct radeon_register EG_names_CB3[] = {
-       {0x0002804C, 1, 0, "CB_COLOR3_BASE"},
-       {0x000280AC, 0, 0, "CB_COLOR3_INFO"},
-       {0x0002806C, 0, 0, "CB_COLOR3_SIZE"},
-       {0x0002808C, 0, 0, "CB_COLOR3_VIEW"},
-       {0x000280EC, 1, 1, "CB_COLOR3_FRAG"},
-       {0x000280CC, 1, 2, "CB_COLOR3_TILE"},
-       {0x0002810C, 0, 0, "CB_COLOR3_MASK"},
-};
-
-static const struct radeon_register EG_names_CB4[] = {
-       {0x00028050, 1, 0, "CB_COLOR4_BASE"},
-       {0x000280B0, 0, 0, "CB_COLOR4_INFO"},
-       {0x00028070, 0, 0, "CB_COLOR4_SIZE"},
-       {0x00028090, 0, 0, "CB_COLOR4_VIEW"},
-       {0x000280F0, 1, 1, "CB_COLOR4_FRAG"},
-       {0x000280D0, 1, 2, "CB_COLOR4_TILE"},
-       {0x00028110, 0, 0, "CB_COLOR4_MASK"},
-};
-
-static const struct radeon_register EG_names_CB5[] = {
-       {0x00028054, 1, 0, "CB_COLOR5_BASE"},
-       {0x000280B4, 0, 0, "CB_COLOR5_INFO"},
-       {0x00028074, 0, 0, "CB_COLOR5_SIZE"},
-       {0x00028094, 0, 0, "CB_COLOR5_VIEW"},
-       {0x000280F4, 1, 1, "CB_COLOR5_FRAG"},
-       {0x000280D4, 1, 2, "CB_COLOR5_TILE"},
-       {0x00028114, 0, 0, "CB_COLOR5_MASK"},
-};
-
-static const struct radeon_register EG_names_CB6[] = {
-       {0x00028058, 1, 0, "CB_COLOR6_BASE"},
-       {0x000280B8, 0, 0, "CB_COLOR6_INFO"},
-       {0x00028078, 0, 0, "CB_COLOR6_SIZE"},
-       {0x00028098, 0, 0, "CB_COLOR6_VIEW"},
-       {0x000280F8, 1, 1, "CB_COLOR6_FRAG"},
-       {0x000280D8, 1, 2, "CB_COLOR6_TILE"},
-       {0x00028118, 0, 0, "CB_COLOR6_MASK"},
-};
-
-static const struct radeon_register EG_names_CB7[] = {
-       {0x0002805C, 1, 0, "CB_COLOR7_BASE"},
-       {0x000280BC, 0, 0, "CB_COLOR7_INFO"},
-       {0x0002807C, 0, 0, "CB_COLOR7_SIZE"},
-       {0x0002809C, 0, 0, "CB_COLOR7_VIEW"},
-       {0x000280FC, 1, 1, "CB_COLOR7_FRAG"},
-       {0x000280DC, 1, 2, "CB_COLOR7_TILE"},
-       {0x0002811C, 0, 0, "CB_COLOR7_MASK"},
-};
-/* TODO */
-
 /* different - TODO */
 static const struct radeon_register EG_names_DB[] = {
        {0x00028014, 1, 0, "DB_HTILE_DATA_BASE"},

diff --git a/src/gallium/winsys/r600/drm/r600_state.c b/src/gallium/winsys/r600/drm/r600_state.c
index d6f996a49099aaae32d755a149252fa10d9c6bc3..4a0111b6c5f4f4bed385e196230afdfc211a983d 100644 (file)
--- a/src/gallium/winsys/r600/drm/r600_state.c
+++ b/src/gallium/winsys/r600/drm/r600_state.c
@@ -111,14 +111,7 @@ struct radeon_stype_info eg_stypes[] = {
        { R600_STATE_RESOURCE, 176, 0x20, r600_state_pm4_resource, { EG_SUB_PS(PS_RESOURCE), EG_SUB_VS(VS_RESOURCE), EG_SUB_GS(GS_RESOURCE), EG_SUB_FS(FS_RESOURCE)} },
        { R600_STATE_SAMPLER, 18, 0xc, r600_state_pm4_generic, { EG_SUB_PS(PS_SAMPLER), EG_SUB_VS(VS_SAMPLER), EG_SUB_GS(GS_SAMPLER) } },
        { R600_STATE_SAMPLER_BORDER, 18, 0x10, r600_state_pm4_generic, { EG_SUB_PS(PS_SAMPLER_BORDER), EG_SUB_VS(VS_SAMPLER_BORDER), EG_SUB_GS(GS_SAMPLER_BORDER) } },
-       { R600_STATE_CB0, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB0) },
-       { R600_STATE_CB1, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB1) },
-       { R600_STATE_CB2, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB2) },
-       { R600_STATE_CB3, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB3) },
-       { R600_STATE_CB4, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB4) },
-       { R600_STATE_CB5, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB5) },
-       { R600_STATE_CB6, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB6) },
-       { R600_STATE_CB7, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(CB7) },
+       { R600_STATE_CB0, 11, 0x3c, r600_state_pm4_generic, EG_SUB_NONE(CB) },
        { R600_STATE_QUERY_BEGIN, 1, 0, r600_state_pm4_query_begin, EG_SUB_NONE(VGT_EVENT) },
        { R600_STATE_QUERY_END, 1, 0, r600_state_pm4_query_end, EG_SUB_NONE(VGT_EVENT) },
        { R600_STATE_DB, 1, 0, r600_state_pm4_generic, EG_SUB_NONE(DB) },