(no commit message)

diff --git a/openpower/sv/cr_ops.mdwn b/openpower/sv/cr_ops.mdwn
index e3b44a38638ee8b5f589a839af7035a8982eaae6..73280b1d5a4eaf46d59ed37bd773ca40c3d85f84 100644 (file)
--- a/openpower/sv/cr_ops.mdwn
+++ b/openpower/sv/cr_ops.mdwn
@@ -81,7 +81,7 @@ SVP64 RM `MODE` (includes `ELWIDTH_SRC` bits) for CR-based operations:
 | / | / | 0 RG  |   0 | dz  sz  | simple mode                      |
 | / | / | 0 RG  |   1 | dz  sz  | scalar reduce mode (mapreduce) |
 |zz |SNZ| 1 VLI | inv |  CR-bit | Ffirst 3-bit mode      |
-| / |SNZ| 1 VLI | inv |  dz sz  | Ffirst 5-bit mode (implies CR-bit=EQ) |
+| / |SNZ| 1 VLI | inv |  dz sz  | Ffirst 5-bit mode (implies CR-bit from result) |
 
 Fields: