projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
b1f1db2
)
Remove unused
author
Eddie Hung
<eddie@fpgeh.com>
Thu, 11 Apr 2019 23:18:01 +0000
(16:18 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 11 Apr 2019 23:18:01 +0000
(16:18 -0700)
passes/techmap/pmux2shiftx.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/pmux2shiftx.cc
b/passes/techmap/pmux2shiftx.cc
index 9b05f8f6d68483d2f8e4bafcfd8a0f0858b590e0..08cb06d5fd3239e6ac7b3540ef8a423e53af343e 100644
(file)
--- a/
passes/techmap/pmux2shiftx.cc
+++ b/
passes/techmap/pmux2shiftx.cc
@@
-73,7
+73,6
@@
struct Pmux2ShiftxPass : public Pass {
pmux_s.append(cell->getPort("\\S"));
RTLIL::SigSpec pmux_y = module->addWire(NEW_ID, clog2width);
- RTLIL::SigSpec shiftx_s = module->addWire(NEW_ID, 1 << clog2width);
module->addPmux(NEW_ID, RTLIL::Const(RTLIL::Sx, clog2width), pmux_b, pmux_s, pmux_y);
module->addShiftx(NEW_ID, shiftx_a, pmux_y, cell->getPort("\\Y"));
module->remove(cell);