projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8ce8a23
)
Optimizing no-op cell->setPort()
author
Clifford Wolf
<clifford@clifford.at>
Sat, 17 Jan 2015 11:04:40 +0000
(12:04 +0100)
committer
Clifford Wolf
<clifford@clifford.at>
Sat, 17 Jan 2015 11:04:40 +0000
(12:04 +0100)
kernel/rtlil.cc
patch
|
blob
|
history
diff --git
a/kernel/rtlil.cc
b/kernel/rtlil.cc
index d396d6c24555604d991f5eb5aa0229845a2b1d58..b35cbc3d1c0a76b5ea488f3b664ec6ca53a12dda 100644
(file)
--- a/
kernel/rtlil.cc
+++ b/
kernel/rtlil.cc
@@
-1839,7
+1839,9
@@
void RTLIL::Cell::setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)
connections_[portname] = RTLIL::SigSpec();
conn_it = connections_.find(portname);
log_assert(conn_it != connections_.end());
- }
+ } else
+ if (conn_it->second == signal)
+ return;
for (auto mon : module->monitors)
mon->notify_connect(this, conn_it->first, conn_it->second, signal);