projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
00fba62
)
xilinx: use RAM32M/RAM64M for memories with two read ports
author
Marcin Kościelnicki
<mwk@0x04.net>
Sun, 2 Feb 2020 10:26:00 +0000
(11:26 +0100)
committer
Marcelina Kościelnicka
<mwk@0x04.net>
Sun, 2 Feb 2020 13:34:21 +0000
(14:34 +0100)
This fixes inefficient LUT RAM usage for memories with one write
and two read ports (commonly used as register files).
techlibs/xilinx/lutrams.txt
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/lutrams.txt
b/techlibs/xilinx/lutrams.txt
index 29f6b05cc50ccd28ff0bf9ecda44d25d56a64aa3..faf66bc18dd38665f5e9c9991fa90f940465d407 100644
(file)
--- a/
techlibs/xilinx/lutrams.txt
+++ b/
techlibs/xilinx/lutrams.txt
@@
-153,7
+153,7
@@
endmatch
match $__XILINX_RAM32X2Q
min bits 5
- min rports
3
+ min rports
2
min wports 1
make_outreg
or_next_if_better
@@
-161,7
+161,7
@@
endmatch
match $__XILINX_RAM64X1Q
min bits 5
- min rports
3
+ min rports
2
min wports 1
make_outreg
endmatch