test/test_targets: check top.v generation

diff --git a/test/test_targets.py b/test/test_targets.py
index 03e1b31be2f08f7f16da4d2ac91690b66855fa97..89c1b28e5295f03052b40e7247a46d5fce6f674b 100644 (file)
--- a/test/test_targets.py
+++ b/test/test_targets.py
@@ -1,4 +1,5 @@
 import unittest
+import os
 
 from litex.gen import *
 
@@ -6,28 +7,38 @@ from litex.soc.integration.builder import *
 
 
 def build_test(socs):
+    errors = 0
     for soc in socs:
-        builder = Builder(soc, output_dir="build", compile_software=False, compile_gateware=False)
+        os.system("rm -rf build")
+        builder = Builder(soc, output_dir="./build", compile_software=False, compile_gateware=False)
         builder.build()
+        errors += not os.path.isfile("./build/gateware/top.v")
+    os.system("rm -rf build")
+    return errors
 
 
 class TestTargets(unittest.TestCase):
     def test_arty(self):
         from litex.boards.targets.arty import BaseSoC, MiniSoC
-        build_test([BaseSoC(), MiniSoC()])
+        errors = build_test([BaseSoC(), MiniSoC()])
+        self.assertEqual(errors, 0)
 
     def test_de0nano(self):
         from litex.boards.targets.de0nano import BaseSoC
-        build_test([BaseSoC()])
+        errors = build_test([BaseSoC()])
+        self.assertEqual(errors, 0)
 
     def test_kc705(self):
         from litex.boards.targets.kc705 import BaseSoC, MiniSoC
-        build_test([BaseSoC(), MiniSoC()])
+        errors = build_test([BaseSoC(), MiniSoC()])
+        self.assertEqual(errors, 0)
 
     def test_minispartan6(self):
         from litex.boards.targets.minispartan6 import BaseSoC
-        build_test([BaseSoC()])
+        errors = build_test([BaseSoC()])
+        self.assertEqual(errors, 0)
 
     def test_nexys_video(self):
         from litex.boards.targets.nexys_video import BaseSoC, MiniSoC
-        build_test([BaseSoC(), MiniSoC()])
+        errors = build_test([BaseSoC(), MiniSoC()])
+        self.assertEqual(errors, 0)
\ No newline at end of file