[libre-riscv-dev] [Bug 370] New: need a way to co-simulate hardware, qemu, microwatt...
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Mon, 8 Jun 2020 18:34:03 +0000 (18:34 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Mon, 8 Jun 2020 18:34:04 +0000 (19:34 +0100)
12/9f4f4cfb76941934ae598312764d59019b4360 [new file with mode: 0644]

diff --git a/12/9f4f4cfb76941934ae598312764d59019b4360 b/12/9f4f4cfb76941934ae598312764d59019b4360
new file mode 100644 (file)
index 0000000..7664aa6
--- /dev/null
@@ -0,0 +1,78 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Mon, 08 Jun 2020 19:34:05 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+       by libre-soc.org with esmtp (Exim 4.89)
+       (envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+       id 1jiMay-00066n-I5; Mon, 08 Jun 2020 19:34:04 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1jiMax-00066g-Hs
+ for libre-riscv-dev@lists.libre-riscv.org; Mon, 08 Jun 2020 19:34:03 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Mon, 08 Jun 2020 18:34:03 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: new
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: lkcl@lkcl.net
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: bug_id short_desc product version rep_platform
+ op_sys bug_status bug_severity priority component assigned_to reporter cc
+ cf_nlnet_milestone
+Message-ID: <bug-370-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 370] New: need a way to co-simulate hardware, qemu,
+ microwatt, simulator, side-by-side
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTM3MAoKICAgICAgICAg
+ICAgQnVnIElEOiAzNzAKICAgICAgICAgICBTdW1tYXJ5OiBuZWVkIGEgd2F5IHRvIGNvLXNpbXVs
+YXRlIGhhcmR3YXJlLCBxZW11LCBtaWNyb3dhdHQsCiAgICAgICAgICAgICAgICAgICAgc2ltdWxh
+dG9yLCBzaWRlLWJ5LXNpZGUKICAgICAgICAgICBQcm9kdWN0OiBMaWJyZS1TT0MncyBmaXJzdCBT
+b0MKICAgICAgICAgICBWZXJzaW9uOiB1bnNwZWNpZmllZAogICAgICAgICAgSGFyZHdhcmU6IFBD
+CiAgICAgICAgICAgICAgICBPUzogTWFjIE9TCiAgICAgICAgICAgIFN0YXR1czogQ09ORklSTUVE
+CiAgICAgICAgICBTZXZlcml0eTogZW5oYW5jZW1lbnQKICAgICAgICAgIFByaW9yaXR5OiAtLS0K
+ICAgICAgICAgQ29tcG9uZW50OiBTb3VyY2UgQ29kZQogICAgICAgICAgQXNzaWduZWU6IGxrY2xA
+bGtjbC5uZXQKICAgICAgICAgIFJlcG9ydGVyOiBsa2NsQGxrY2wubmV0CiAgICAgICAgICAgICAg
+ICBDQzogbGlicmUtcmlzY3YtZGV2QGxpc3RzLmxpYnJlLXJpc2N2Lm9yZwogICBOTG5ldCBtaWxl
+c3RvbmU6IC0tLQoKc2VlIGJ1ZyAjMzY4IC0gd2UgbmVlZCBhIHdheSB0byBydW4gZGlmZmVyZW50
+IFBPV0VSOSBjeWNsZS1hY2N1cmF0ZSBleGVjdXRpb24gCmVudmlyb25tZW50cyBzaWRlLWJ5LXNp
+ZGUsIGluIG9yZGVyIHRvIGJlIGFibGUgdG8gY29tcGFyZSB0aGVtIGFuZCBzZWUgaWYgdGhleQpw
+cm9kdWNlIHRoZSBzYW1lIHJlc3VsdHMuICB0aGlzIHdvdWxkIGluY2x1ZGUgbmF0aXZlIHByb2dy
+YW0gZXhlY3V0aW9uIG9uIHRoZQpSYXB0b3Igc3BvbnNvcmVkIFRBTE9TLUlJIHNlcnZlciwgdXNp
+bmcgZ2RiIChuYXRpdmUpIHJhdGhlciB0aGFuIGdkYiAodG8KcWVtdS1wcGMpCgotLSAKWW91IGFy
+ZSByZWNlaXZpbmcgdGhpcyBtYWlsIGJlY2F1c2U6CllvdSBhcmUgb24gdGhlIENDIGxpc3QgZm9y
+IHRoZSBidWcuCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
+CmxpYnJlLXJpc2N2LWRldiBtYWlsaW5nIGxpc3QKbGlicmUtcmlzY3YtZGV2QGxpc3RzLmxpYnJl
+LXJpc2N2Lm9yZwpodHRwOi8vbGlzdHMubGlicmUtcmlzY3Yub3JnL21haWxtYW4vbGlzdGluZm8v
+bGlicmUtcmlzY3YtZGV2Cg==
+