projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8ca9737
)
Set past_d value for init state
author
Miodrag Milanovic
<mmicko@gmail.com>
Sat, 2 Apr 2022 08:33:41 +0000
(10:33 +0200)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Sat, 2 Apr 2022 17:13:15 +0000
(19:13 +0200)
passes/sat/sim.cc
patch
|
blob
|
history
diff --git
a/passes/sat/sim.cc
b/passes/sat/sim.cc
index 65bd5c78e43becb528a6fb6c8123d315fda214c8..d74fbcc4ee16bf03ff4c11104a3ac88fb81b39eb 100644
(file)
--- a/
passes/sat/sim.cc
+++ b/
passes/sat/sim.cc
@@
-782,6
+782,7
@@
struct SimInstance
{
for (auto &it : ff_database)
{
+ ff_state_t &ff = it.second;
SigSpec qsig = it.second.data.sig_q;
if (qsig.is_wire()) {
IdString name = qsig.as_wire()->name;
@@
-790,6
+791,7
@@
struct SimInstance
log_warning("Unable to find wire %s in input file.\n", (scope + "." + RTLIL::unescape_id(name)).c_str());
if (id!=0) {
Const fst_val = Const::from_string(shared->fst->valueOf(id));
+ ff.past_d = fst_val;
set_state(qsig, fst_val);
}
}