projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
ed7cb0b
)
abc9_ops: move assert
author
Eddie Hung
<eddie@fpgeh.com>
Tue, 21 Apr 2020 22:44:56 +0000
(15:44 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 14 May 2020 17:33:56 +0000
(10:33 -0700)
passes/techmap/abc9_ops.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/abc9_ops.cc
b/passes/techmap/abc9_ops.cc
index 37d0528c1ce60b65b2a86526323ef94acdb13bc6..b3f5b991934c9db7b58bfb5f80fe590b7a138fe4 100644
(file)
--- a/
passes/techmap/abc9_ops.cc
+++ b/
passes/techmap/abc9_ops.cc
@@
-263,9
+263,9
@@
void prep_bypass(RTLIL::Design *design)
auto derived_type = inst_module->derive(design, cell->parameters);
inst_module = design->module(derived_type);
log_assert(inst_module);
- log_assert(!inst_module->get_blackbox_attribute(true /* ignore_wb */));
if (!inst_module->get_bool_attribute(ID::abc9_bypass))
continue;
+ log_assert(!inst_module->get_blackbox_attribute(true /* ignore_wb */));
// The idea is to create two techmap designs, one which maps: