projects
/
riscv-tests.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
fda427b
)
Ensure there are no unnamed registers.
author
Tim Newsome
<tim@sifive.com>
Fri, 1 Dec 2017 22:29:11 +0000
(14:29 -0800)
committer
Tim Newsome
<tim@sifive.com>
Fri, 1 Dec 2017 22:29:11 +0000
(14:29 -0800)
debug/gdbserver.py
patch
|
blob
|
history
diff --git
a/debug/gdbserver.py
b/debug/gdbserver.py
index 49e42e796ec807b9377165f5d8fb76e62b3fbbde..521fffbf82ec59304f64d5df9fba502a25814f47 100755
(executable)
--- a/
debug/gdbserver.py
+++ b/
debug/gdbserver.py
@@
-396,6
+396,8
@@
class Registers(DebugTest):
output = self.gdb.command(cmd)
for reg in ('zero', 'ra', 'sp', 'gp', 'tp'):
assertIn(reg, output)
+ for line in output.splitlines():
+ assertRegexpMatches(line, r"^\S")
#TODO
# mcpuid is one of the few registers that should have the high bit set