projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 77fdb0e)
add hyperram link
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 5 Jul 2018 20:36:31 +0000 (21:36 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 5 Jul 2018 20:36:31 +0000 (21:36 +0100)
shakti/m_class/HyperRAM.mdwn [new file with mode: 0644] patch | blob

diff --git a/shakti/m_class/HyperRAM.mdwn b/shakti/m_class/HyperRAM.mdwn
new file mode 100644 (file)
index 0000000..58f9fb4
--- /dev/null
+++ b/shakti/m_class/HyperRAM.mdwn
@@ -0,0 +1,4 @@
+# HyperRAM (Octal SPI)
+
+* <https://github.com/blackmesalabs/hyperram>
+
http://libre-riscv.org ikiwiki