projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 04f20aa)
add extra fmvis to see what is going on
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 27 Jul 2022 13:57:12 +0000 (14:57 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 27 Jul 2022 13:57:18 +0000 (14:57 +0100)
src/openpower/sv/trans/svp64.py patch | blob | history

diff --git a/src/openpower/sv/trans/svp64.py b/src/openpower/sv/trans/svp64.py
index a3a5245c29ae67a35acc2116ad951756293a8b76..1b98b836fe45ea0cfecc07d86253519474d9e085 100644 (file)
--- a/src/openpower/sv/trans/svp64.py
+++ b/src/openpower/sv/trans/svp64.py
@@ -1527,6 +1527,12 @@ if __name__ == '__main__':
         'ternlogi 0,0,0,0x5',
         'fmvis 5,65535',
         'fmvis 5,1',
+        'fmvis 5,2',
+        'fmvis 5,4',
+        'fmvis 5,8',
+        'fmvis 5,16',
+        'fmvis 5,32',
+        'fmvis 5,64',
         'fmvis 5,32768',
     ]
     isa = SVP64Asm(lst, macros=macros)