projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
7ff8330
)
Fix upper XC7 LUT[78] delays to use I[01] -> O delay not S -> O
author
Eddie Hung
<eddie@fpgeh.com>
Sat, 15 Jun 2019 12:45:16 +0000
(
05:45
-0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Sat, 15 Jun 2019 12:45:16 +0000
(
05:45
-0700)
techlibs/xilinx/abc_xc7.lut
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/abc_xc7.lut
b/techlibs/xilinx/abc_xc7.lut
index 2e6906945ab798eea9fc66f5998889815a680edf..ceb27c659bdffa182e84e4682c8b3bb576f1069c 100644
(file)
--- a/
techlibs/xilinx/abc_xc7.lut
+++ b/
techlibs/xilinx/abc_xc7.lut
@@
-9,7
+9,7
@@
5 3 127 238 407 472 631
6 5 127 238 407 472 631 642
# F7AMUX + F7BMUX / 2
-7 10 286
413 524 693 758 917 928
+7 10 286
335 446 615 680 839 850
# F8MUX
# F8MUX+F7MUX
-8 20 273
559 686 797 966 1031 1190 1201
+8 20 273
390 439 550 719 784 943 954