(no commit message)

diff --git a/3d_gpu/architecture/memory_and_cache.mdwn b/3d_gpu/architecture/memory_and_cache.mdwn
index a6a9546d5739dab217066f0b38e7c8bff8a698fe..686c746f2f9ee022091e804b30606ada6446b3bf 100644 (file)
--- a/3d_gpu/architecture/memory_and_cache.mdwn
+++ b/3d_gpu/architecture/memory_and_cache.mdwn
@@ -10,7 +10,7 @@ Walkthrough video: <https://youtu.be/6Yiyw4abJpE>
 
 Basic diagram:
 
-[[!img 180nm_single_core_test_asic_memlayout_F1.svg size="825x"]]
+[[!img 180nm_single_core_test_asic_memlayout_F2.svg size="825x"]]
 
 * Eight LD/ST Function Units with 2 ports each (one for aligned,
   one for misaligned), each connecting to one of a pair of L0