projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
7250c57
)
Try -W 300
author
Eddie Hung
<eddie@fpgeh.com>
Sun, 16 Jun 2019 19:08:03 +0000
(12:08 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Mon, 17 Jun 2019 17:29:06 +0000
(10:29 -0700)
techlibs/xilinx/synth_xilinx.cc
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/synth_xilinx.cc
b/techlibs/xilinx/synth_xilinx.cc
index a1164887393f0614bfb93ec10710797f93e2005b..45bc47f2461e4b0552c3cdee5b71fa53cfbea34d 100644
(file)
--- a/
techlibs/xilinx/synth_xilinx.cc
+++ b/
techlibs/xilinx/synth_xilinx.cc
@@
-25,7
+25,8
@@
USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN
-#define XC7_WIRE_DELAY "160"
+#define XC7_WIRE_DELAY "300" // Number with which ABC will map a 6-input gate
+ // to one LUT6 (instead of a LUT5 + LUT2)
struct SynthXilinxPass : public ScriptPass
{