projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a75f621
)
add placeholder CSR uremap get
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 3 Nov 2018 10:26:17 +0000
(10:26 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 3 Nov 2018 10:26:17 +0000
(10:26 +0000)
riscv/processor.cc
patch
|
blob
|
history
diff --git
a/riscv/processor.cc
b/riscv/processor.cc
index 4e15497bd83184861c642b49e1649f7b80340790..83e02bb33c73ab4c0b00cc66ce7838ecb1c9e432 100644
(file)
--- a/
riscv/processor.cc
+++ b/
riscv/processor.cc
@@
-774,6
+774,8
@@
reg_t processor_t::get_csr(int which)
case CSR_SVPREDCFG6:
case CSR_SVPREDCFG7:
return 0;// XXX TODO: return correct entry
+ case CSR_UREMAP:
+ return 0;// XXX TODO: return correct entry
#endif
case CSR_FFLAGS:
require_fp;