projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8969a85
)
Fix comment typo. (#126)
author
Tim Newsome
<tim@sifive.com>
Thu, 21 Sep 2017 18:48:31 +0000
(11:48 -0700)
committer
Andrew Waterman
<aswaterman@gmail.com>
Thu, 21 Sep 2017 18:48:31 +0000
(11:48 -0700)
riscv/execute.cc
patch
|
blob
|
history
diff --git
a/riscv/execute.cc
b/riscv/execute.cc
index 303effee84ae4f9c3851c5ec0788683fbe007d95..41425d9f41ac2d9d72b577f442b0e6be620ff77a 100644
(file)
--- a/
riscv/execute.cc
+++ b/
riscv/execute.cc
@@
-154,7
+154,7
@@
void processor_t::step(size_t n)
// This figures out where to jump to in the switch statement
size_t idx = _mmu->icache_index(pc);
- // This gets the cached decoded instruction f
or
m the MMU. If the MMU
+ // This gets the cached decoded instruction f
ro
m the MMU. If the MMU
// does not have the current pc cached, it will refill the MMU and
// return the correct entry. ic_entry->data.func is the C++ function
// corresponding to the instruction.